High-Gain CMOS Inverter at Low Vdd Down to 0.5 V Consisting of WSe2 n/p FETs

Achieved high gain of 9 at Vdd = 0.5 V in WSe2 CMOS inverter by developing appropriate doping technique and gate stack technology Open Innovation Platform Tokyo Tech admin@oi-p.titech.ac.jp 0459245180

Related Blog

Smart, interactive desk

Get ready to take your space management game to the next level with the University of Glasgow’s innovative project! By combining the

Mechanical Hamstring™

University of Delaware Technology Overview This device was created to allow athletes who suffer a hamstring strain to return to the field

Join Our Newsletter

                                                   Receive Innovation Updates, New Listing Highlights And More